Experimental research of a shared memory subsystem with limited queue length for specialized reconfigurable multiprocessor systems

• Autor(a) principal: Martyshkin, Alexey I.
• Data de Publicação: 2022
• Outros Autores: Martens-Atyushev, Dmitry S.
• Tipo de documento: Artigo
• Idioma: eng
• Título da fonte: Independent Journal of Management & Production
• Texto Completo: http://www.ijmp.jor.br/index.php/ijmp/article/view/1922
• topic: Multiprocessor system; mathematical modelling; computational experiment; processor-memory subsystem; memory architecture

Recently, reconfigurable systems based on field programmable logic devices (FPLDs) have been widely used in high-performance computing. The paper discusses issues related to the experimental research of a shared memory subsystem with a limited queue length of specialized reconfigurable multiprocessor systems using the developed mathematical modelling method. The paper presents the results of the method proposed by the authors for modelling multiprocessor systems based on open queuing networks with limited queue lengths. Based on these conditions, as well as the architectural features of the investigated processor-memory subsystem, expressions are calculated to estimate the exchange time and the resulting delays at each exchange stage. During the research, the main attention was paid to the dependence of the increase in the number of processor nodes in the processor-memory subsystem. As a result, the data obtained showed that the processor growth significantly affects the exchange time, creating a significant load on the common bus, as well as increasing delays at the stages when request transfer operation from the processor to the memory is performed. At the same time, the inadequate behaviour of experimental results and inaccuracy of their values when using the basic modelling method are explicitly tracked, which is reflected in the obtained graphs. Computational experiments were carried out to calculate the probabilistic-temporal characteristics of the "processor-memory" subsystem using the developed mathematical modelling methods. Based on the experimental results, it was determined that the delays occurring in subsystem's nodes and the time of exchange between the processor and memory modules depend on the query parameters and the processor-memory subsystem’s architectural characteristics.