Delay analysis of a current source CMOS inverter for use in voltage controlled delay lines
Autor(a) principal: | |
---|---|
Data de Publicação: | 1997 |
Outros Autores: | |
Tipo de documento: | Artigo |
Idioma: | eng |
Título da fonte: | Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) |
Texto Completo: | https://proa.ua.pt/index.php/revdeti/article/view/19779 |
Resumo: | An analysis is performed on the operation of a modified current-source loaded inverter, showing that the proposed modification leads to a more linear characteristic, in terms of delay versus control voltage, than the one obtained with traditional current-starved inverters. A delay cell designed around this inverter is presented. The proposed circuit is intended to be used as a delay of the cell in function of physical parameters. Results of a comparision between the analytically derived delays and the delays obtained from SPICE simulation are presented. |
id |
RCAP_06769677b72743fe6842f0c4cc54e20f |
---|---|
oai_identifier_str |
oai:proa.ua.pt:article/19779 |
network_acronym_str |
RCAP |
network_name_str |
Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) |
repository_id_str |
7160 |
spelling |
Delay analysis of a current source CMOS inverter for use in voltage controlled delay linesAn analysis is performed on the operation of a modified current-source loaded inverter, showing that the proposed modification leads to a more linear characteristic, in terms of delay versus control voltage, than the one obtained with traditional current-starved inverters. A delay cell designed around this inverter is presented. The proposed circuit is intended to be used as a delay of the cell in function of physical parameters. Results of a comparision between the analytically derived delays and the delays obtained from SPICE simulation are presented.Este artigo apresenta um elemento de atraso CMOS com aplicação em linhas de atraso controladas por tensão, como é o caso das utilizadas nas Delay Locked Loops. Este elemento baseia-se num inversor modificado com fonte de corrente. A análise feita mostra uma maior linearidade da sua característica de atraso versus tensão de controlo do que a obtida através de células de atraso convencionais. São derivadas expressões para o tempo de atraso da célula proposta em termos dos parêmetros físicos dos seus componentes e apresentados resultados comparativos destas expressões com simulações feitas em SPICE.UA Editora1997-01-01T00:00:00Zjournal articleinfo:eu-repo/semantics/articleinfo:eu-repo/semantics/publishedVersionapplication/pdfhttps://proa.ua.pt/index.php/revdeti/article/view/19779oai:proa.ua.pt:article/19779Eletrónica e Telecomunicações; Vol 1 No 7 (1997); 679-684Eletrónica e Telecomunicações; vol. 1 n.º 7 (1997); 679-6842182-97721645-0493reponame:Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos)instname:Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informaçãoinstacron:RCAAPenghttps://proa.ua.pt/index.php/revdeti/article/view/19779https://proa.ua.pt/index.php/revdeti/article/view/19779/14352https://creativecommons.org/licenses/by/4.0/info:eu-repo/semantics/openAccessCura, José L.Santos, Dinis M.2022-09-26T11:00:44Zoai:proa.ua.pt:article/19779Portal AgregadorONGhttps://www.rcaap.pt/oai/openaireopendoar:71602024-03-19T16:08:51.426369Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) - Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informaçãofalse |
dc.title.none.fl_str_mv |
Delay analysis of a current source CMOS inverter for use in voltage controlled delay lines |
title |
Delay analysis of a current source CMOS inverter for use in voltage controlled delay lines |
spellingShingle |
Delay analysis of a current source CMOS inverter for use in voltage controlled delay lines Cura, José L. |
title_short |
Delay analysis of a current source CMOS inverter for use in voltage controlled delay lines |
title_full |
Delay analysis of a current source CMOS inverter for use in voltage controlled delay lines |
title_fullStr |
Delay analysis of a current source CMOS inverter for use in voltage controlled delay lines |
title_full_unstemmed |
Delay analysis of a current source CMOS inverter for use in voltage controlled delay lines |
title_sort |
Delay analysis of a current source CMOS inverter for use in voltage controlled delay lines |
author |
Cura, José L. |
author_facet |
Cura, José L. Santos, Dinis M. |
author_role |
author |
author2 |
Santos, Dinis M. |
author2_role |
author |
dc.contributor.author.fl_str_mv |
Cura, José L. Santos, Dinis M. |
description |
An analysis is performed on the operation of a modified current-source loaded inverter, showing that the proposed modification leads to a more linear characteristic, in terms of delay versus control voltage, than the one obtained with traditional current-starved inverters. A delay cell designed around this inverter is presented. The proposed circuit is intended to be used as a delay of the cell in function of physical parameters. Results of a comparision between the analytically derived delays and the delays obtained from SPICE simulation are presented. |
publishDate |
1997 |
dc.date.none.fl_str_mv |
1997-01-01T00:00:00Z |
dc.type.driver.fl_str_mv |
journal article info:eu-repo/semantics/article |
dc.type.status.fl_str_mv |
info:eu-repo/semantics/publishedVersion |
format |
article |
status_str |
publishedVersion |
dc.identifier.uri.fl_str_mv |
https://proa.ua.pt/index.php/revdeti/article/view/19779 oai:proa.ua.pt:article/19779 |
url |
https://proa.ua.pt/index.php/revdeti/article/view/19779 |
identifier_str_mv |
oai:proa.ua.pt:article/19779 |
dc.language.iso.fl_str_mv |
eng |
language |
eng |
dc.relation.none.fl_str_mv |
https://proa.ua.pt/index.php/revdeti/article/view/19779 https://proa.ua.pt/index.php/revdeti/article/view/19779/14352 |
dc.rights.driver.fl_str_mv |
https://creativecommons.org/licenses/by/4.0/ info:eu-repo/semantics/openAccess |
rights_invalid_str_mv |
https://creativecommons.org/licenses/by/4.0/ |
eu_rights_str_mv |
openAccess |
dc.format.none.fl_str_mv |
application/pdf |
dc.publisher.none.fl_str_mv |
UA Editora |
publisher.none.fl_str_mv |
UA Editora |
dc.source.none.fl_str_mv |
Eletrónica e Telecomunicações; Vol 1 No 7 (1997); 679-684 Eletrónica e Telecomunicações; vol. 1 n.º 7 (1997); 679-684 2182-9772 1645-0493 reponame:Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) instname:Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informação instacron:RCAAP |
instname_str |
Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informação |
instacron_str |
RCAAP |
institution |
RCAAP |
reponame_str |
Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) |
collection |
Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) |
repository.name.fl_str_mv |
Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) - Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informação |
repository.mail.fl_str_mv |
|
_version_ |
1799130545152589824 |