Programmable Logic Devices: a test approach for the input / output pad-to-pin interconnections
Autor(a) principal: | |
---|---|
Data de Publicação: | 2003 |
Outros Autores: | , , |
Tipo de documento: | Artigo |
Idioma: | eng |
Título da fonte: | Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) |
Texto Completo: | http://hdl.handle.net/10400.22/9726 |
Resumo: | In the last few years, an increasing use of Programmable Logic Devices (PLDs) in the development of new embedded and systems-on-a-chip (SoC) solutions created the need of new test procedures for this kind of components. Several approaches, depending on the type of PLDs used, were proposed in the literature, addressing the test of the configurable logic array, the interconnection arrays and the configuration memory. However, very little work has been done concerning the specific test of Input/Output Blocks (IOBs) and pad-to-pin bonds. In this paper, a method aimed at covering the test of the IOBs structure in reprogrammable PLDs is proposed. The interconnections between IOBs and other components or connectors at board level are also targeted, benefiting from the availability of Boundary Scan Test (BST) cells on the IOBs of the major PLD families and from the use of “active connectors”. |
id |
RCAP_2ab154216062516a431fbfac874b82dc |
---|---|
oai_identifier_str |
oai:recipp.ipp.pt:10400.22/9726 |
network_acronym_str |
RCAP |
network_name_str |
Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) |
repository_id_str |
7160 |
spelling |
Programmable Logic Devices: a test approach for the input / output pad-to-pin interconnectionsProgrammable Logic Devices (PLDs)Boundary Scan TestInput/Output Blocks (IOBs)In the last few years, an increasing use of Programmable Logic Devices (PLDs) in the development of new embedded and systems-on-a-chip (SoC) solutions created the need of new test procedures for this kind of components. Several approaches, depending on the type of PLDs used, were proposed in the literature, addressing the test of the configurable logic array, the interconnection arrays and the configuration memory. However, very little work has been done concerning the specific test of Input/Output Blocks (IOBs) and pad-to-pin bonds. In this paper, a method aimed at covering the test of the IOBs structure in reprogrammable PLDs is proposed. The interconnections between IOBs and other components or connectors at board level are also targeted, benefiting from the availability of Boundary Scan Test (BST) cells on the IOBs of the major PLD families and from the use of “active connectors”.Repositório Científico do Instituto Politécnico do PortoGericota, Manuel G.Alves, Gustavo R.Silva, Miguel L.Ferreira, J. M. Martins2017-03-29T09:39:12Z2003-022003-02-01T00:00:00Zinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/articleapplication/pdfhttp://hdl.handle.net/10400.22/9726enginfo:eu-repo/semantics/openAccessreponame:Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos)instname:Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informaçãoinstacron:RCAAP2023-03-13T12:51:11Zoai:recipp.ipp.pt:10400.22/9726Portal AgregadorONGhttps://www.rcaap.pt/oai/openaireopendoar:71602024-03-19T17:30:15.245833Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) - Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informaçãofalse |
dc.title.none.fl_str_mv |
Programmable Logic Devices: a test approach for the input / output pad-to-pin interconnections |
title |
Programmable Logic Devices: a test approach for the input / output pad-to-pin interconnections |
spellingShingle |
Programmable Logic Devices: a test approach for the input / output pad-to-pin interconnections Gericota, Manuel G. Programmable Logic Devices (PLDs) Boundary Scan Test Input/Output Blocks (IOBs) |
title_short |
Programmable Logic Devices: a test approach for the input / output pad-to-pin interconnections |
title_full |
Programmable Logic Devices: a test approach for the input / output pad-to-pin interconnections |
title_fullStr |
Programmable Logic Devices: a test approach for the input / output pad-to-pin interconnections |
title_full_unstemmed |
Programmable Logic Devices: a test approach for the input / output pad-to-pin interconnections |
title_sort |
Programmable Logic Devices: a test approach for the input / output pad-to-pin interconnections |
author |
Gericota, Manuel G. |
author_facet |
Gericota, Manuel G. Alves, Gustavo R. Silva, Miguel L. Ferreira, J. M. Martins |
author_role |
author |
author2 |
Alves, Gustavo R. Silva, Miguel L. Ferreira, J. M. Martins |
author2_role |
author author author |
dc.contributor.none.fl_str_mv |
Repositório Científico do Instituto Politécnico do Porto |
dc.contributor.author.fl_str_mv |
Gericota, Manuel G. Alves, Gustavo R. Silva, Miguel L. Ferreira, J. M. Martins |
dc.subject.por.fl_str_mv |
Programmable Logic Devices (PLDs) Boundary Scan Test Input/Output Blocks (IOBs) |
topic |
Programmable Logic Devices (PLDs) Boundary Scan Test Input/Output Blocks (IOBs) |
description |
In the last few years, an increasing use of Programmable Logic Devices (PLDs) in the development of new embedded and systems-on-a-chip (SoC) solutions created the need of new test procedures for this kind of components. Several approaches, depending on the type of PLDs used, were proposed in the literature, addressing the test of the configurable logic array, the interconnection arrays and the configuration memory. However, very little work has been done concerning the specific test of Input/Output Blocks (IOBs) and pad-to-pin bonds. In this paper, a method aimed at covering the test of the IOBs structure in reprogrammable PLDs is proposed. The interconnections between IOBs and other components or connectors at board level are also targeted, benefiting from the availability of Boundary Scan Test (BST) cells on the IOBs of the major PLD families and from the use of “active connectors”. |
publishDate |
2003 |
dc.date.none.fl_str_mv |
2003-02 2003-02-01T00:00:00Z 2017-03-29T09:39:12Z |
dc.type.status.fl_str_mv |
info:eu-repo/semantics/publishedVersion |
dc.type.driver.fl_str_mv |
info:eu-repo/semantics/article |
format |
article |
status_str |
publishedVersion |
dc.identifier.uri.fl_str_mv |
http://hdl.handle.net/10400.22/9726 |
url |
http://hdl.handle.net/10400.22/9726 |
dc.language.iso.fl_str_mv |
eng |
language |
eng |
dc.rights.driver.fl_str_mv |
info:eu-repo/semantics/openAccess |
eu_rights_str_mv |
openAccess |
dc.format.none.fl_str_mv |
application/pdf |
dc.source.none.fl_str_mv |
reponame:Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) instname:Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informação instacron:RCAAP |
instname_str |
Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informação |
instacron_str |
RCAAP |
institution |
RCAAP |
reponame_str |
Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) |
collection |
Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) |
repository.name.fl_str_mv |
Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) - Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informação |
repository.mail.fl_str_mv |
|
_version_ |
1799131398805651456 |