Comparative analysis between different approaches for single-phase PLLs
Autor(a) principal: | |
---|---|
Data de Publicação: | 2020 |
Outros Autores: | , , , |
Tipo de documento: | Artigo |
Idioma: | eng |
Título da fonte: | Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) |
Texto Completo: | http://hdl.handle.net/1822/67121 |
Resumo: | "In press" |
id |
RCAP_54e137ac7d669cc4e5ffa00cbba1371f |
---|---|
oai_identifier_str |
oai:repositorium.sdum.uminho.pt:1822/67121 |
network_acronym_str |
RCAP |
network_name_str |
Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) |
repository_id_str |
7160 |
spelling |
Comparative analysis between different approaches for single-phase PLLsPhase-Locked Loop (PLL)αβ-PLLEnhanced PLL (E-PLL)Digital Signal Processor (DSP)Power Quality"In press"This paper presents a comparative analysis between two distinct synchronizing circuits, which are usually applied as the core of control algorithms for single-phase power quality applications. One of these synchronizing circuits corresponds to a single-phase Phase-Locked Loop (PLL), implemented in α-β coordinates (αβ-PLL), whereas the other one corresponds to the Enhanced PLL (E-PLL). The major contribution of this paper is to present a single-phase PLL oriented to power quality applications, with a very simple structure, capable to be synchronized with the fundamental component of an input signal (voltage or current), even considering substantial disturbances, such as, frequency deviations, phase shifts, harmonic components and amplitude variations. Simulation and experimental results, involving these two synchronizing circuits submitted to three different test cases, are provided in order to compare their transient and steady-state performance. Moreover, it is also presented a comparison involving the processing speed and memory requirements of these synchronizing circuits in the DSP TMS320F28335.InderscienceUniversidade do MinhoMonteiro, LuisPinto, J. G.Monteiro, Vítor Duarte FernandesCouto, CarlosAfonso, João L.20202020-01-01T00:00:00Zinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/articleapplication/pdfhttp://hdl.handle.net/1822/67121eng1756-638X1756-6398info:eu-repo/semantics/openAccessreponame:Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos)instname:Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informaçãoinstacron:RCAAP2023-07-21T12:17:37Zoai:repositorium.sdum.uminho.pt:1822/67121Portal AgregadorONGhttps://www.rcaap.pt/oai/openaireopendoar:71602024-03-19T19:10:17.432538Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) - Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informaçãofalse |
dc.title.none.fl_str_mv |
Comparative analysis between different approaches for single-phase PLLs |
title |
Comparative analysis between different approaches for single-phase PLLs |
spellingShingle |
Comparative analysis between different approaches for single-phase PLLs Monteiro, Luis Phase-Locked Loop (PLL) αβ-PLL Enhanced PLL (E-PLL) Digital Signal Processor (DSP) Power Quality |
title_short |
Comparative analysis between different approaches for single-phase PLLs |
title_full |
Comparative analysis between different approaches for single-phase PLLs |
title_fullStr |
Comparative analysis between different approaches for single-phase PLLs |
title_full_unstemmed |
Comparative analysis between different approaches for single-phase PLLs |
title_sort |
Comparative analysis between different approaches for single-phase PLLs |
author |
Monteiro, Luis |
author_facet |
Monteiro, Luis Pinto, J. G. Monteiro, Vítor Duarte Fernandes Couto, Carlos Afonso, João L. |
author_role |
author |
author2 |
Pinto, J. G. Monteiro, Vítor Duarte Fernandes Couto, Carlos Afonso, João L. |
author2_role |
author author author author |
dc.contributor.none.fl_str_mv |
Universidade do Minho |
dc.contributor.author.fl_str_mv |
Monteiro, Luis Pinto, J. G. Monteiro, Vítor Duarte Fernandes Couto, Carlos Afonso, João L. |
dc.subject.por.fl_str_mv |
Phase-Locked Loop (PLL) αβ-PLL Enhanced PLL (E-PLL) Digital Signal Processor (DSP) Power Quality |
topic |
Phase-Locked Loop (PLL) αβ-PLL Enhanced PLL (E-PLL) Digital Signal Processor (DSP) Power Quality |
description |
"In press" |
publishDate |
2020 |
dc.date.none.fl_str_mv |
2020 2020-01-01T00:00:00Z |
dc.type.status.fl_str_mv |
info:eu-repo/semantics/publishedVersion |
dc.type.driver.fl_str_mv |
info:eu-repo/semantics/article |
format |
article |
status_str |
publishedVersion |
dc.identifier.uri.fl_str_mv |
http://hdl.handle.net/1822/67121 |
url |
http://hdl.handle.net/1822/67121 |
dc.language.iso.fl_str_mv |
eng |
language |
eng |
dc.relation.none.fl_str_mv |
1756-638X 1756-6398 |
dc.rights.driver.fl_str_mv |
info:eu-repo/semantics/openAccess |
eu_rights_str_mv |
openAccess |
dc.format.none.fl_str_mv |
application/pdf |
dc.publisher.none.fl_str_mv |
Inderscience |
publisher.none.fl_str_mv |
Inderscience |
dc.source.none.fl_str_mv |
reponame:Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) instname:Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informação instacron:RCAAP |
instname_str |
Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informação |
instacron_str |
RCAAP |
institution |
RCAAP |
reponame_str |
Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) |
collection |
Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) |
repository.name.fl_str_mv |
Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) - Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informação |
repository.mail.fl_str_mv |
|
_version_ |
1799132530963644416 |