Onboard processing of synthetic aperture radar backprojection algorithm in FPGA

Detalhes bibliográficos
Autor(a) principal: Mota, David
Data de Publicação: 2022
Outros Autores: Cruz, Helena, Miranda, Pedro R., Duarte, Rui Policarpo, De Sousa, Jose, Cláudio de Campos Neto, Horácio, Véstias, Mário
Tipo de documento: Artigo
Idioma: eng
Título da fonte: Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos)
Texto Completo: http://hdl.handle.net/10400.21/16064
Resumo: Synthetic aperture radar is a microwave technique to extracting image information of the target. Electromagnetic waves that are reflected from the target are acquired by the aircraft or satellite receivers and sent to a ground station to be processed by applying computational demanding algorithms. Radar data streams are acquired by an aircraft or satellite and sent to a ground station to be processed in order to extract images from the data since these processing algorithms are computationally demanding. However, novel applications require real-time processing for real-time analysis and decisions and so onboard processing is necessary. Running computationally demanding algorithms on onboard embedded systems with limited energy and computational capacity is a challenge. This article proposes a configurable hardware core for the execution of the backprojection algorithm with high performance and energy efficiency. The original backprojection algorithm is restructured to expose computational parallelism and then optimized by replacing floating-point with fixed-point arithmetic. The backprojection core was integrated into a system-onchip architecture and implemented in a field-programmable gate array. The proposed solution runs the optimized backprojection algorithm over images of sizes 512 x 512 and 1024 x 1024 in 0.14 s (0.41 J) and 1.11 s (3.24 J), respectively. The architecture is 2.6x faster and consumes 13x less energy than an embedded Jetson TX2 GPU. The solution is scalable and, therefore, a tradeoff exists between performance and utilization of resources.
id RCAP_8cd96abe8aa8262eb1f18ecb737ef7f9
oai_identifier_str oai:repositorio.ipl.pt:10400.21/16064
network_acronym_str RCAP
network_name_str Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos)
repository_id_str 7160
spelling Onboard processing of synthetic aperture radar backprojection algorithm in FPGAField-programmable gate arrays (FPGA)Onboard processingReal-timeSynthetic aperture radar (SAR)Synthetic aperture radar is a microwave technique to extracting image information of the target. Electromagnetic waves that are reflected from the target are acquired by the aircraft or satellite receivers and sent to a ground station to be processed by applying computational demanding algorithms. Radar data streams are acquired by an aircraft or satellite and sent to a ground station to be processed in order to extract images from the data since these processing algorithms are computationally demanding. However, novel applications require real-time processing for real-time analysis and decisions and so onboard processing is necessary. Running computationally demanding algorithms on onboard embedded systems with limited energy and computational capacity is a challenge. This article proposes a configurable hardware core for the execution of the backprojection algorithm with high performance and energy efficiency. The original backprojection algorithm is restructured to expose computational parallelism and then optimized by replacing floating-point with fixed-point arithmetic. The backprojection core was integrated into a system-onchip architecture and implemented in a field-programmable gate array. The proposed solution runs the optimized backprojection algorithm over images of sizes 512 x 512 and 1024 x 1024 in 0.14 s (0.41 J) and 1.11 s (3.24 J), respectively. The architecture is 2.6x faster and consumes 13x less energy than an embedded Jetson TX2 GPU. The solution is scalable and, therefore, a tradeoff exists between performance and utilization of resources.IEEERCIPLMota, DavidCruz, HelenaMiranda, Pedro R.Duarte, Rui PolicarpoDe Sousa, JoseCláudio de Campos Neto, HorácioVéstias, Mário2023-05-17T14:46:08Z2022-04-252022-04-25T00:00:00Zinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/articleapplication/pdfhttp://hdl.handle.net/10400.21/16064engMOTA, David; [et al] – Onboard processing of synthetic aperture radar backprojection algorithm in FPGA. IEEE Journal of Selected Topics in Applied Earth Observation and Remote Sensing. ISSN 1939-1404. Vol. 15 (2022), pp. 3600-3611.1939-140410.1109/JSTARS.2022.31698282151-1535info:eu-repo/semantics/openAccessreponame:Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos)instname:Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informaçãoinstacron:RCAAP2023-08-03T10:14:19Zoai:repositorio.ipl.pt:10400.21/16064Portal AgregadorONGhttps://www.rcaap.pt/oai/openaireopendoar:71602024-03-19T20:23:40.117515Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) - Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informaçãofalse
dc.title.none.fl_str_mv Onboard processing of synthetic aperture radar backprojection algorithm in FPGA
title Onboard processing of synthetic aperture radar backprojection algorithm in FPGA
spellingShingle Onboard processing of synthetic aperture radar backprojection algorithm in FPGA
Mota, David
Field-programmable gate arrays (FPGA)
Onboard processing
Real-time
Synthetic aperture radar (SAR)
title_short Onboard processing of synthetic aperture radar backprojection algorithm in FPGA
title_full Onboard processing of synthetic aperture radar backprojection algorithm in FPGA
title_fullStr Onboard processing of synthetic aperture radar backprojection algorithm in FPGA
title_full_unstemmed Onboard processing of synthetic aperture radar backprojection algorithm in FPGA
title_sort Onboard processing of synthetic aperture radar backprojection algorithm in FPGA
author Mota, David
author_facet Mota, David
Cruz, Helena
Miranda, Pedro R.
Duarte, Rui Policarpo
De Sousa, Jose
Cláudio de Campos Neto, Horácio
Véstias, Mário
author_role author
author2 Cruz, Helena
Miranda, Pedro R.
Duarte, Rui Policarpo
De Sousa, Jose
Cláudio de Campos Neto, Horácio
Véstias, Mário
author2_role author
author
author
author
author
author
dc.contributor.none.fl_str_mv RCIPL
dc.contributor.author.fl_str_mv Mota, David
Cruz, Helena
Miranda, Pedro R.
Duarte, Rui Policarpo
De Sousa, Jose
Cláudio de Campos Neto, Horácio
Véstias, Mário
dc.subject.por.fl_str_mv Field-programmable gate arrays (FPGA)
Onboard processing
Real-time
Synthetic aperture radar (SAR)
topic Field-programmable gate arrays (FPGA)
Onboard processing
Real-time
Synthetic aperture radar (SAR)
description Synthetic aperture radar is a microwave technique to extracting image information of the target. Electromagnetic waves that are reflected from the target are acquired by the aircraft or satellite receivers and sent to a ground station to be processed by applying computational demanding algorithms. Radar data streams are acquired by an aircraft or satellite and sent to a ground station to be processed in order to extract images from the data since these processing algorithms are computationally demanding. However, novel applications require real-time processing for real-time analysis and decisions and so onboard processing is necessary. Running computationally demanding algorithms on onboard embedded systems with limited energy and computational capacity is a challenge. This article proposes a configurable hardware core for the execution of the backprojection algorithm with high performance and energy efficiency. The original backprojection algorithm is restructured to expose computational parallelism and then optimized by replacing floating-point with fixed-point arithmetic. The backprojection core was integrated into a system-onchip architecture and implemented in a field-programmable gate array. The proposed solution runs the optimized backprojection algorithm over images of sizes 512 x 512 and 1024 x 1024 in 0.14 s (0.41 J) and 1.11 s (3.24 J), respectively. The architecture is 2.6x faster and consumes 13x less energy than an embedded Jetson TX2 GPU. The solution is scalable and, therefore, a tradeoff exists between performance and utilization of resources.
publishDate 2022
dc.date.none.fl_str_mv 2022-04-25
2022-04-25T00:00:00Z
2023-05-17T14:46:08Z
dc.type.status.fl_str_mv info:eu-repo/semantics/publishedVersion
dc.type.driver.fl_str_mv info:eu-repo/semantics/article
format article
status_str publishedVersion
dc.identifier.uri.fl_str_mv http://hdl.handle.net/10400.21/16064
url http://hdl.handle.net/10400.21/16064
dc.language.iso.fl_str_mv eng
language eng
dc.relation.none.fl_str_mv MOTA, David; [et al] – Onboard processing of synthetic aperture radar backprojection algorithm in FPGA. IEEE Journal of Selected Topics in Applied Earth Observation and Remote Sensing. ISSN 1939-1404. Vol. 15 (2022), pp. 3600-3611.
1939-1404
10.1109/JSTARS.2022.3169828
2151-1535
dc.rights.driver.fl_str_mv info:eu-repo/semantics/openAccess
eu_rights_str_mv openAccess
dc.format.none.fl_str_mv application/pdf
dc.publisher.none.fl_str_mv IEEE
publisher.none.fl_str_mv IEEE
dc.source.none.fl_str_mv reponame:Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos)
instname:Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informação
instacron:RCAAP
instname_str Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informação
instacron_str RCAAP
institution RCAAP
reponame_str Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos)
collection Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos)
repository.name.fl_str_mv Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos) - Agência para a Sociedade do Conhecimento (UMIC) - FCT - Sociedade da Informação
repository.mail.fl_str_mv
_version_ 1799133508704141312