Performance comparison of parallel architectures for real-time control

• Autor(a) principal: Daniel, H. A.
• Data de Publicação: 1999
• Outros Autores: Ruano, Antonio
• Tipo de documento: Artigo
• Idioma: eng
• Título da fonte: Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos)
• Texto Completo: http://hdl.handle.net/10400.1/2198
• topic: Real-time control; Adaptive control; Multiprocessors systems; Heterogeneous parallel architectures; Digital signal processors

In this paper the performance of several parallel architectures for the implementation of matrix-intensive control algorithms is compared. To investigate their performance, a parallel version of an Adaptive Generalized Predictive Control algorithm (AGPC) is mapped over these architectures. Since this algorithm needs to be fed with the knowledge of the plant transfer function, the parallelization of a standard Recursive Least Squares (RLS) estimator and of a GPC predictor is discussed here. The former step operates over a small set of data, while the latter uses a larger set of data, therefore making this algorithm a valid benchmark to measure the performance of such architectures for these two different situations. Two homogeneous architectures built of T805 transputers and TMS320C40 DSPs are investigated. Also two different networks built of T805 and TMS320C40 are used to measure the performance of heterogeneous architectures. Execution times and efficiency results of the RLS and GPC steps presented illustrate that the TMS320C40 network is the fastest network tested. However, for low complexity algorithms, depending on the sampling time, even the slow transputer homogeneous architecture may still have the required performance. In the general case, there is no benefit in using both heterogeneous architectures tested, since they cannot outperform the TMS320C40 homogeneous architectures. (C) 1999 Elsevier Science B.V. All rights reserved.