Modeling and design of a power thyristor-based industrial arc-flash quenching device
Autor(a) principal: | |
---|---|
Data de Publicação: | 2022 |
Tipo de documento: | Tese |
Idioma: | eng |
Título da fonte: | Repositório Institucional da UFMG |
Texto Completo: | http://hdl.handle.net/1843/50766 |
Resumo: | Since arcing faults in power systems started being recognized as a hazard in the industry, solutions have been proposed to the mitigation of its effects on equipment and personnel. The most recent rely on a power electronics-based switch, composed by two antiparallel thyristors connected in series with a current-limiting impedance, that is immediately operated when an arcing fault is detected by a relay in a busbar of a switchgear or motor control center, quenching the arcing path in a time interval of the order of microseconds and practically annulling the incident energy. The design and / or specification of these elements is not a simple task, being dependent on many variables like the short-circuit power and ratio and the existing upstream protective devices. The main contribution of this dissertation is the proposal, development and test of a solution that handles this concern, in full voltage and current levels. Two specific points can be highlighted: (i) a theoretical study useful for the prediction of the ride through capability of power thyristors submitted to high single- and multi-cycle ac, power frequency current surges with different amplitudes among consecutive cycles, which is not a standard data sheet test condition that can be readily used; and (ii) the analysis and proposition of fundamental guidelines to the design of a current-limiting impedance so that the surge current through the electronic switch and the upstream power system is reduced still guaranteeing that the arcing fault is safely eliminated. Both (i) and (ii) are validated by simulation and experimentally. Contributions on the discrete-time modeling of an internal arcing fault are also given. |
id |
UFMG_8243901d97dad7fd442d264e1c2f7167 |
---|---|
oai_identifier_str |
oai:repositorio.ufmg.br:1843/50766 |
network_acronym_str |
UFMG |
network_name_str |
Repositório Institucional da UFMG |
repository_id_str |
|
spelling |
Sidelmo Magalhães Silvahttp://lattes.cnpq.br/4356279128408928Braz de Jesus Cardoso FilhoLenin Martins Ferreira MoraisWallace do Couto BoaventuraEdson Hirokazu WatanabeJosé Carlos de Oliveirahttp://lattes.cnpq.br/1698155007822486Fernando Venâncio Amaral2023-03-09T15:49:11Z2023-03-09T15:49:11Z2022-08-18http://hdl.handle.net/1843/507660000-0001-7390-8165Since arcing faults in power systems started being recognized as a hazard in the industry, solutions have been proposed to the mitigation of its effects on equipment and personnel. The most recent rely on a power electronics-based switch, composed by two antiparallel thyristors connected in series with a current-limiting impedance, that is immediately operated when an arcing fault is detected by a relay in a busbar of a switchgear or motor control center, quenching the arcing path in a time interval of the order of microseconds and practically annulling the incident energy. The design and / or specification of these elements is not a simple task, being dependent on many variables like the short-circuit power and ratio and the existing upstream protective devices. The main contribution of this dissertation is the proposal, development and test of a solution that handles this concern, in full voltage and current levels. Two specific points can be highlighted: (i) a theoretical study useful for the prediction of the ride through capability of power thyristors submitted to high single- and multi-cycle ac, power frequency current surges with different amplitudes among consecutive cycles, which is not a standard data sheet test condition that can be readily used; and (ii) the analysis and proposition of fundamental guidelines to the design of a current-limiting impedance so that the surge current through the electronic switch and the upstream power system is reduced still guaranteeing that the arcing fault is safely eliminated. Both (i) and (ii) are validated by simulation and experimentally. Contributions on the discrete-time modeling of an internal arcing fault are also given.Desde que as faltas a arco em sistemas elétricos começaram a ser reconhecidas como um importante perigo em ambiente industrial, soluções têm sido propostas para mitigação dos seus efeitos a pessoas e equipamentos. A mais recente é baseada em uma chave eletrônica, composta essencialmente por dois tirisores conectados em antiparalelo entre si e em série com um uma impedância limitadora de corrente. Esse arranjo é imediatamente acionado quando uma falta a arco é detectada no barramento de um painel de distribuição ou centro de controle de motores, suprimindo essa falta em um intervalo de tempo da ordem de microssegundos e praticamente anulando a energia incidente. O projeto e / ou especificação desses elementos não é tarefa simples, sendo dependente de muitas variáveis, como a razão de curto-circuito e o arranjo dos dispositivos de proteção a montante. A principal contribuição desta tese de doutorado é a proposição, desenvolvimento e validação de uma solução que trata com profundidade do ponto acima apresentado, em níveis plenos de tensão e corrente. Destacam-se: (i) um estudo para predição da suportabilidade de tiristores de potência a surtos de elevada corrente de um e de vários ciclos c.a. na frequência fundamental, com diferentes amplitudes entre ciclos consecutivos, sendo esta uma condição diversa dos testes apresentados nas folhas de dados desses dispositivos; e (ii) a análise e proposição de diretrizes para o dimensionamento da impedância limitadora de corrente, de forma que a corrente no supressor e no sistema elétrico a montante seja reduzida, mas ainda assim garantido a eliminação da falta. Tanto (i) quanto (ii) são validados computacional e experimentalmente. Contribuições sobre a modelagem em tempo discreto de faltas a arco internas também são apresentadas.CNPq - Conselho Nacional de Desenvolvimento Científico e TecnológicoFAPEMIG - Fundação de Amparo à Pesquisa do Estado de Minas GeraisCAPES - Coordenação de Aperfeiçoamento de Pessoal de Nível SuperiorengUniversidade Federal de Minas GeraisPrograma de Pós-Graduação em Engenharia ElétricaUFMGBrasilENG - DEPARTAMENTO DE ENGENHARIA ELÉTRICAhttp://creativecommons.org/licenses/by-nc-nd/3.0/pt/info:eu-repo/semantics/openAccessEngenharia elétricaSistemas elétricos de potênciaSubestações elétricasTiristoresIndustrial power systemsSubstation protectionElectrical safetyArc-flashThyristorsModeling and design of a power thyristor-based industrial arc-flash quenching deviceinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/doctoralThesisreponame:Repositório Institucional da UFMGinstname:Universidade Federal de Minas Gerais (UFMG)instacron:UFMGORIGINALTese_Fernando_vFinal_RI_v3.pdfTese_Fernando_vFinal_RI_v3.pdfapplication/pdf81361625https://repositorio.ufmg.br/bitstream/1843/50766/6/Tese_Fernando_vFinal_RI_v3.pdf1ba0de70037b99f9fbb4294ce8c043e9MD56CC-LICENSElicense_rdflicense_rdfapplication/rdf+xml; charset=utf-8811https://repositorio.ufmg.br/bitstream/1843/50766/7/license_rdfcfd6801dba008cb6adbd9838b81582abMD57LICENSElicense.txtlicense.txttext/plain; charset=utf-82118https://repositorio.ufmg.br/bitstream/1843/50766/8/license.txtcda590c95a0b51b4d15f60c9642ca272MD581843/507662023-03-09 12:49:12.002oai:repositorio.ufmg.br:1843/50766TElDRU7Dh0EgREUgRElTVFJJQlVJw4fDg08gTsODTy1FWENMVVNJVkEgRE8gUkVQT1NJVMOTUklPIElOU1RJVFVDSU9OQUwgREEgVUZNRwoKQ29tIGEgYXByZXNlbnRhw6fDo28gZGVzdGEgbGljZW7Dp2EsIHZvY8OqIChvIGF1dG9yIChlcykgb3UgbyB0aXR1bGFyIGRvcyBkaXJlaXRvcyBkZSBhdXRvcikgY29uY2VkZSBhbyBSZXBvc2l0w7NyaW8gSW5zdGl0dWNpb25hbCBkYSBVRk1HIChSSS1VRk1HKSBvIGRpcmVpdG8gbsOjbyBleGNsdXNpdm8gZSBpcnJldm9nw6F2ZWwgZGUgcmVwcm9kdXppciBlL291IGRpc3RyaWJ1aXIgYSBzdWEgcHVibGljYcOnw6NvIChpbmNsdWluZG8gbyByZXN1bW8pIHBvciB0b2RvIG8gbXVuZG8gbm8gZm9ybWF0byBpbXByZXNzbyBlIGVsZXRyw7RuaWNvIGUgZW0gcXVhbHF1ZXIgbWVpbywgaW5jbHVpbmRvIG9zIGZvcm1hdG9zIMOhdWRpbyBvdSB2w61kZW8uCgpWb2PDqiBkZWNsYXJhIHF1ZSBjb25oZWNlIGEgcG9sw610aWNhIGRlIGNvcHlyaWdodCBkYSBlZGl0b3JhIGRvIHNldSBkb2N1bWVudG8gZSBxdWUgY29uaGVjZSBlIGFjZWl0YSBhcyBEaXJldHJpemVzIGRvIFJJLVVGTUcuCgpWb2PDqiBjb25jb3JkYSBxdWUgbyBSZXBvc2l0w7NyaW8gSW5zdGl0dWNpb25hbCBkYSBVRk1HIHBvZGUsIHNlbSBhbHRlcmFyIG8gY29udGXDumRvLCB0cmFuc3BvciBhIHN1YSBwdWJsaWNhw6fDo28gcGFyYSBxdWFscXVlciBtZWlvIG91IGZvcm1hdG8gcGFyYSBmaW5zIGRlIHByZXNlcnZhw6fDo28uCgpWb2PDqiB0YW1iw6ltIGNvbmNvcmRhIHF1ZSBvIFJlcG9zaXTDs3JpbyBJbnN0aXR1Y2lvbmFsIGRhIFVGTUcgcG9kZSBtYW50ZXIgbWFpcyBkZSB1bWEgY8OzcGlhIGRlIHN1YSBwdWJsaWNhw6fDo28gcGFyYSBmaW5zIGRlIHNlZ3VyYW7Dp2EsIGJhY2stdXAgZSBwcmVzZXJ2YcOnw6NvLgoKVm9jw6ogZGVjbGFyYSBxdWUgYSBzdWEgcHVibGljYcOnw6NvIMOpIG9yaWdpbmFsIGUgcXVlIHZvY8OqIHRlbSBvIHBvZGVyIGRlIGNvbmNlZGVyIG9zIGRpcmVpdG9zIGNvbnRpZG9zIG5lc3RhIGxpY2Vuw6dhLiBWb2PDqiB0YW1iw6ltIGRlY2xhcmEgcXVlIG8gZGVww7NzaXRvIGRlIHN1YSBwdWJsaWNhw6fDo28gbsOjbywgcXVlIHNlamEgZGUgc2V1IGNvbmhlY2ltZW50bywgaW5mcmluZ2UgZGlyZWl0b3MgYXV0b3JhaXMgZGUgbmluZ3XDqW0uCgpDYXNvIGEgc3VhIHB1YmxpY2HDp8OjbyBjb250ZW5oYSBtYXRlcmlhbCBxdWUgdm9jw6ogbsOjbyBwb3NzdWkgYSB0aXR1bGFyaWRhZGUgZG9zIGRpcmVpdG9zIGF1dG9yYWlzLCB2b2PDqiBkZWNsYXJhIHF1ZSBvYnRldmUgYSBwZXJtaXNzw6NvIGlycmVzdHJpdGEgZG8gZGV0ZW50b3IgZG9zIGRpcmVpdG9zIGF1dG9yYWlzIHBhcmEgY29uY2VkZXIgYW8gUmVwb3NpdMOzcmlvIEluc3RpdHVjaW9uYWwgZGEgVUZNRyBvcyBkaXJlaXRvcyBhcHJlc2VudGFkb3MgbmVzdGEgbGljZW7Dp2EsIGUgcXVlIGVzc2UgbWF0ZXJpYWwgZGUgcHJvcHJpZWRhZGUgZGUgdGVyY2Vpcm9zIGVzdMOhIGNsYXJhbWVudGUgaWRlbnRpZmljYWRvIGUgcmVjb25oZWNpZG8gbm8gdGV4dG8gb3Ugbm8gY29udGXDumRvIGRhIHB1YmxpY2HDp8OjbyBvcmEgZGVwb3NpdGFkYS4KCkNBU08gQSBQVUJMSUNBw4fDg08gT1JBIERFUE9TSVRBREEgVEVOSEEgU0lETyBSRVNVTFRBRE8gREUgVU0gUEFUUk9Dw41OSU8gT1UgQVBPSU8gREUgVU1BIEFHw4pOQ0lBIERFIEZPTUVOVE8gT1UgT1VUUk8gT1JHQU5JU01PLCBWT0PDiiBERUNMQVJBIFFVRSBSRVNQRUlUT1UgVE9ET1MgRSBRVUFJU1FVRVIgRElSRUlUT1MgREUgUkVWSVPDg08gQ09NTyBUQU1Cw4lNIEFTIERFTUFJUyBPQlJJR0HDh8OVRVMgRVhJR0lEQVMgUE9SIENPTlRSQVRPIE9VIEFDT1JETy4KCk8gUmVwb3NpdMOzcmlvIEluc3RpdHVjaW9uYWwgZGEgVUZNRyBzZSBjb21wcm9tZXRlIGEgaWRlbnRpZmljYXIgY2xhcmFtZW50ZSBvIHNldSBub21lKHMpIG91IG8ocykgbm9tZXMocykgZG8ocykgZGV0ZW50b3IoZXMpIGRvcyBkaXJlaXRvcyBhdXRvcmFpcyBkYSBwdWJsaWNhw6fDo28sIGUgbsOjbyBmYXLDoSBxdWFscXVlciBhbHRlcmHDp8OjbywgYWzDqW0gZGFxdWVsYXMgY29uY2VkaWRhcyBwb3IgZXN0YSBsaWNlbsOnYS4KRepositório de PublicaçõesPUBhttps://repositorio.ufmg.br/oaiopendoar:2023-03-09T15:49:12Repositório Institucional da UFMG - Universidade Federal de Minas Gerais (UFMG)false |
dc.title.pt_BR.fl_str_mv |
Modeling and design of a power thyristor-based industrial arc-flash quenching device |
title |
Modeling and design of a power thyristor-based industrial arc-flash quenching device |
spellingShingle |
Modeling and design of a power thyristor-based industrial arc-flash quenching device Fernando Venâncio Amaral Industrial power systems Substation protection Electrical safety Arc-flash Thyristors Engenharia elétrica Sistemas elétricos de potência Subestações elétricas Tiristores |
title_short |
Modeling and design of a power thyristor-based industrial arc-flash quenching device |
title_full |
Modeling and design of a power thyristor-based industrial arc-flash quenching device |
title_fullStr |
Modeling and design of a power thyristor-based industrial arc-flash quenching device |
title_full_unstemmed |
Modeling and design of a power thyristor-based industrial arc-flash quenching device |
title_sort |
Modeling and design of a power thyristor-based industrial arc-flash quenching device |
author |
Fernando Venâncio Amaral |
author_facet |
Fernando Venâncio Amaral |
author_role |
author |
dc.contributor.advisor1.fl_str_mv |
Sidelmo Magalhães Silva |
dc.contributor.advisor1Lattes.fl_str_mv |
http://lattes.cnpq.br/4356279128408928 |
dc.contributor.advisor-co1.fl_str_mv |
Braz de Jesus Cardoso Filho |
dc.contributor.referee1.fl_str_mv |
Lenin Martins Ferreira Morais |
dc.contributor.referee2.fl_str_mv |
Wallace do Couto Boaventura |
dc.contributor.referee3.fl_str_mv |
Edson Hirokazu Watanabe |
dc.contributor.referee4.fl_str_mv |
José Carlos de Oliveira |
dc.contributor.authorLattes.fl_str_mv |
http://lattes.cnpq.br/1698155007822486 |
dc.contributor.author.fl_str_mv |
Fernando Venâncio Amaral |
contributor_str_mv |
Sidelmo Magalhães Silva Braz de Jesus Cardoso Filho Lenin Martins Ferreira Morais Wallace do Couto Boaventura Edson Hirokazu Watanabe José Carlos de Oliveira |
dc.subject.por.fl_str_mv |
Industrial power systems Substation protection Electrical safety Arc-flash Thyristors |
topic |
Industrial power systems Substation protection Electrical safety Arc-flash Thyristors Engenharia elétrica Sistemas elétricos de potência Subestações elétricas Tiristores |
dc.subject.other.pt_BR.fl_str_mv |
Engenharia elétrica Sistemas elétricos de potência Subestações elétricas Tiristores |
description |
Since arcing faults in power systems started being recognized as a hazard in the industry, solutions have been proposed to the mitigation of its effects on equipment and personnel. The most recent rely on a power electronics-based switch, composed by two antiparallel thyristors connected in series with a current-limiting impedance, that is immediately operated when an arcing fault is detected by a relay in a busbar of a switchgear or motor control center, quenching the arcing path in a time interval of the order of microseconds and practically annulling the incident energy. The design and / or specification of these elements is not a simple task, being dependent on many variables like the short-circuit power and ratio and the existing upstream protective devices. The main contribution of this dissertation is the proposal, development and test of a solution that handles this concern, in full voltage and current levels. Two specific points can be highlighted: (i) a theoretical study useful for the prediction of the ride through capability of power thyristors submitted to high single- and multi-cycle ac, power frequency current surges with different amplitudes among consecutive cycles, which is not a standard data sheet test condition that can be readily used; and (ii) the analysis and proposition of fundamental guidelines to the design of a current-limiting impedance so that the surge current through the electronic switch and the upstream power system is reduced still guaranteeing that the arcing fault is safely eliminated. Both (i) and (ii) are validated by simulation and experimentally. Contributions on the discrete-time modeling of an internal arcing fault are also given. |
publishDate |
2022 |
dc.date.issued.fl_str_mv |
2022-08-18 |
dc.date.accessioned.fl_str_mv |
2023-03-09T15:49:11Z |
dc.date.available.fl_str_mv |
2023-03-09T15:49:11Z |
dc.type.status.fl_str_mv |
info:eu-repo/semantics/publishedVersion |
dc.type.driver.fl_str_mv |
info:eu-repo/semantics/doctoralThesis |
format |
doctoralThesis |
status_str |
publishedVersion |
dc.identifier.uri.fl_str_mv |
http://hdl.handle.net/1843/50766 |
dc.identifier.orcid.pt_BR.fl_str_mv |
0000-0001-7390-8165 |
url |
http://hdl.handle.net/1843/50766 |
identifier_str_mv |
0000-0001-7390-8165 |
dc.language.iso.fl_str_mv |
eng |
language |
eng |
dc.rights.driver.fl_str_mv |
http://creativecommons.org/licenses/by-nc-nd/3.0/pt/ info:eu-repo/semantics/openAccess |
rights_invalid_str_mv |
http://creativecommons.org/licenses/by-nc-nd/3.0/pt/ |
eu_rights_str_mv |
openAccess |
dc.publisher.none.fl_str_mv |
Universidade Federal de Minas Gerais |
dc.publisher.program.fl_str_mv |
Programa de Pós-Graduação em Engenharia Elétrica |
dc.publisher.initials.fl_str_mv |
UFMG |
dc.publisher.country.fl_str_mv |
Brasil |
dc.publisher.department.fl_str_mv |
ENG - DEPARTAMENTO DE ENGENHARIA ELÉTRICA |
publisher.none.fl_str_mv |
Universidade Federal de Minas Gerais |
dc.source.none.fl_str_mv |
reponame:Repositório Institucional da UFMG instname:Universidade Federal de Minas Gerais (UFMG) instacron:UFMG |
instname_str |
Universidade Federal de Minas Gerais (UFMG) |
instacron_str |
UFMG |
institution |
UFMG |
reponame_str |
Repositório Institucional da UFMG |
collection |
Repositório Institucional da UFMG |
bitstream.url.fl_str_mv |
https://repositorio.ufmg.br/bitstream/1843/50766/6/Tese_Fernando_vFinal_RI_v3.pdf https://repositorio.ufmg.br/bitstream/1843/50766/7/license_rdf https://repositorio.ufmg.br/bitstream/1843/50766/8/license.txt |
bitstream.checksum.fl_str_mv |
1ba0de70037b99f9fbb4294ce8c043e9 cfd6801dba008cb6adbd9838b81582ab cda590c95a0b51b4d15f60c9642ca272 |
bitstream.checksumAlgorithm.fl_str_mv |
MD5 MD5 MD5 |
repository.name.fl_str_mv |
Repositório Institucional da UFMG - Universidade Federal de Minas Gerais (UFMG) |
repository.mail.fl_str_mv |
|
_version_ |
1803589152871022592 |