Rede Omega Virtual em FPGA com reconfiguração em tempo de execução: estudo de caso: cálculo de atratores em redes reguladoras de genes

Detalhes bibliográficos
Autor(a) principal: Vendramini, Julio Cesar Goldner
Data de Publicação: 2012
Tipo de documento: Dissertação
Idioma: por
Título da fonte: LOCUS Repositório Institucional da UFV
Texto Completo: http://locus.ufv.br/handle/123456789/2634
Resumo: The multistage interconnection networks emerged in 1950 to be used on telephony systems. During the last decades, multistage networks have still been used on many parallel applications. This work analyzes Omega interconnection networks as a communication approach to be used on parallel architectures mapped on FPGAs. The proposed approach is based on a virtual layer above the FPGA s programmation as a logical level. Several topics were covered. First, the behavior of networks has been analyzed as a function of its workload. We show that Omega network is non-blocking under a partial workload. Moreover, we propose to use the radix4 switches which have a better routing capacity. In addition, the radix4 network reduces the area and the latency of an FPGA implementation. Besides, the regularity of the network was captured with FPGA synthesis tools. Third, one of the problems of multistage networks is the time to configure or routing the connections. We present two routing algorithms on hardware that can be used at runtime. One of the algorithms is based on embedded memories that has a low implementation cost. However, the algorithm spends between two and ten cycles to route one connection. The second algorithm uses a priority encoder and has a high cost compared to the first. Although, this algorithm only takes two cycles to route any connection. Finally, two case study are presented to show how a Omega networks is an efficient option as communication mechanism in FPGA based reconfigurable architectures. The first has a global interconnection network to interconnect heterogeneous processing units in a coarse-grained reconfigurable architecture (CGRA). The second uses an interconnection network in a bioinformatics algorithm. The algorithm computes the attractors on gene regulatory networks modeled with Boolean graphs and scale free topology. This algorithm explores an exponential space solution for the calculation of period attractors. The results showed a gain of 2-3 orders of magnitude over the solution implemented in software with general purpose processors.
id UFV_77982c36a182d57f2c9e7fdec44e7de1
oai_identifier_str oai:locus.ufv.br:123456789/2634
network_acronym_str UFV
network_name_str LOCUS Repositório Institucional da UFV
repository_id_str 2145
spelling Vendramini, Julio Cesar Goldnerhttp://lattes.cnpq.br/2105208128709210Ferreira, Ricardo dos Santoshttp://buscatextual.cnpq.br/buscatextual/visualizacv.do?id=K4723626E5Freitas, Henrique Cota deMartins, Carlos Augusto Paiva da Silvahttp://lattes.cnpq.br/6790342959640905Nacif, José Augusto Mirandahttp://lattes.cnpq.br/19463153225759532015-03-26T13:10:30Z2013-04-182015-03-26T13:10:30Z2012-03-16VENDRAMINI, Julio Cesar Goldner. Runtime reconfiguration on Virtual Omega Networks: case study: attractors in models of gene regulatory networks. 2012. 115 f. Dissertação (Mestrado em Metodologias e técnicas da Computação; Sistemas de Computação) - Universidade Federal de Viçosa, Viçosa, 2012.http://locus.ufv.br/handle/123456789/2634The multistage interconnection networks emerged in 1950 to be used on telephony systems. During the last decades, multistage networks have still been used on many parallel applications. This work analyzes Omega interconnection networks as a communication approach to be used on parallel architectures mapped on FPGAs. The proposed approach is based on a virtual layer above the FPGA s programmation as a logical level. Several topics were covered. First, the behavior of networks has been analyzed as a function of its workload. We show that Omega network is non-blocking under a partial workload. Moreover, we propose to use the radix4 switches which have a better routing capacity. In addition, the radix4 network reduces the area and the latency of an FPGA implementation. Besides, the regularity of the network was captured with FPGA synthesis tools. Third, one of the problems of multistage networks is the time to configure or routing the connections. We present two routing algorithms on hardware that can be used at runtime. One of the algorithms is based on embedded memories that has a low implementation cost. However, the algorithm spends between two and ten cycles to route one connection. The second algorithm uses a priority encoder and has a high cost compared to the first. Although, this algorithm only takes two cycles to route any connection. Finally, two case study are presented to show how a Omega networks is an efficient option as communication mechanism in FPGA based reconfigurable architectures. The first has a global interconnection network to interconnect heterogeneous processing units in a coarse-grained reconfigurable architecture (CGRA). The second uses an interconnection network in a bioinformatics algorithm. The algorithm computes the attractors on gene regulatory networks modeled with Boolean graphs and scale free topology. This algorithm explores an exponential space solution for the calculation of period attractors. The results showed a gain of 2-3 orders of magnitude over the solution implemented in software with general purpose processors.As redes de interconexão multiestágio começaram a ser usadas na década de 50 em telefonia e continuam a ser usadas em muitas aplicações paralelas. Abordamos neste trabalho um estudo sobre as redes de interconexão Omega em FPGAs para desenvolvimento de arquiteturas paralelas e reconfiguráveis. Utilizando-as como uma camada virtual de reconfiguração acima da programação do FPGA. Analisamos o comportamento das redes e sua complexidade em área e latência. Desenvolvemos dois algoritmos de roteamento em hardware para o roteamento dessas redes, um utilizando memórias e outro utilizando codificador de prioridade. Mostramos também que o uso das redes Omega é viável em arquiteturas reconfiguráveis mapeadas em FPGA. Duas aplicações reais foram avaliadas. A primeira possui uma rede de interconexão global para interligar unidades de processamento heterogêneas em uma arquitetura reconfigurável de grão grosso. A segunda usa uma rede de interconexão em uma aplicação de bioinformática para interligar unidades. Esta aplicação explora um espaço de solução exponencial no cálculo de período de atratores. Os resultados obtidos mostraram um ganho de 2 a 3 ordens de grandeza em relação a solução com processadores de uso geral.Coordenação de Aperfeiçoamento de Pessoal de Nível Superiorapplication/pdfporUniversidade Federal de ViçosaMestrado em Ciência da ComputaçãoUFVBRMetodologias e técnicas da Computação; Sistemas de ComputaçãoFPGARede OmegaCamada virtualFPGAOmega NetworksVirtual layerCNPQ::CIENCIAS EXATAS E DA TERRA::CIENCIA DA COMPUTACAORede Omega Virtual em FPGA com reconfiguração em tempo de execução: estudo de caso: cálculo de atratores em redes reguladoras de genesRuntime reconfiguration on Virtual Omega Networks: case study: attractors in models of gene regulatory networksinfo:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/masterThesisinfo:eu-repo/semantics/openAccessreponame:LOCUS Repositório Institucional da UFVinstname:Universidade Federal de Viçosa (UFV)instacron:UFVORIGINALtexto completo.pdfapplication/pdf3224342https://locus.ufv.br//bitstream/123456789/2634/1/texto%20completo.pdfc57967011ba1dfa3709f3434b2c0fd79MD51TEXTtexto completo.pdf.txttexto completo.pdf.txtExtracted texttext/plain207699https://locus.ufv.br//bitstream/123456789/2634/2/texto%20completo.pdf.txt62c448890eb18f57594b29459be77173MD52THUMBNAILtexto completo.pdf.jpgtexto completo.pdf.jpgIM Thumbnailimage/jpeg3643https://locus.ufv.br//bitstream/123456789/2634/3/texto%20completo.pdf.jpgfc6aba1e03646c5683e663e108c69a9aMD53123456789/26342016-04-08 23:12:51.101oai:locus.ufv.br:123456789/2634Repositório InstitucionalPUBhttps://www.locus.ufv.br/oai/requestfabiojreis@ufv.bropendoar:21452016-04-09T02:12:51LOCUS Repositório Institucional da UFV - Universidade Federal de Viçosa (UFV)false
dc.title.por.fl_str_mv Rede Omega Virtual em FPGA com reconfiguração em tempo de execução: estudo de caso: cálculo de atratores em redes reguladoras de genes
dc.title.alternative.eng.fl_str_mv Runtime reconfiguration on Virtual Omega Networks: case study: attractors in models of gene regulatory networks
title Rede Omega Virtual em FPGA com reconfiguração em tempo de execução: estudo de caso: cálculo de atratores em redes reguladoras de genes
spellingShingle Rede Omega Virtual em FPGA com reconfiguração em tempo de execução: estudo de caso: cálculo de atratores em redes reguladoras de genes
Vendramini, Julio Cesar Goldner
FPGA
Rede Omega
Camada virtual
FPGA
Omega Networks
Virtual layer
CNPQ::CIENCIAS EXATAS E DA TERRA::CIENCIA DA COMPUTACAO
title_short Rede Omega Virtual em FPGA com reconfiguração em tempo de execução: estudo de caso: cálculo de atratores em redes reguladoras de genes
title_full Rede Omega Virtual em FPGA com reconfiguração em tempo de execução: estudo de caso: cálculo de atratores em redes reguladoras de genes
title_fullStr Rede Omega Virtual em FPGA com reconfiguração em tempo de execução: estudo de caso: cálculo de atratores em redes reguladoras de genes
title_full_unstemmed Rede Omega Virtual em FPGA com reconfiguração em tempo de execução: estudo de caso: cálculo de atratores em redes reguladoras de genes
title_sort Rede Omega Virtual em FPGA com reconfiguração em tempo de execução: estudo de caso: cálculo de atratores em redes reguladoras de genes
author Vendramini, Julio Cesar Goldner
author_facet Vendramini, Julio Cesar Goldner
author_role author
dc.contributor.authorLattes.por.fl_str_mv http://lattes.cnpq.br/2105208128709210
dc.contributor.author.fl_str_mv Vendramini, Julio Cesar Goldner
dc.contributor.advisor1.fl_str_mv Ferreira, Ricardo dos Santos
dc.contributor.advisor1Lattes.fl_str_mv http://buscatextual.cnpq.br/buscatextual/visualizacv.do?id=K4723626E5
dc.contributor.referee1.fl_str_mv Freitas, Henrique Cota de
dc.contributor.referee2.fl_str_mv Martins, Carlos Augusto Paiva da Silva
dc.contributor.referee2Lattes.fl_str_mv http://lattes.cnpq.br/6790342959640905
dc.contributor.referee3.fl_str_mv Nacif, José Augusto Miranda
dc.contributor.referee3Lattes.fl_str_mv http://lattes.cnpq.br/1946315322575953
contributor_str_mv Ferreira, Ricardo dos Santos
Freitas, Henrique Cota de
Martins, Carlos Augusto Paiva da Silva
Nacif, José Augusto Miranda
dc.subject.por.fl_str_mv FPGA
Rede Omega
Camada virtual
topic FPGA
Rede Omega
Camada virtual
FPGA
Omega Networks
Virtual layer
CNPQ::CIENCIAS EXATAS E DA TERRA::CIENCIA DA COMPUTACAO
dc.subject.eng.fl_str_mv FPGA
Omega Networks
Virtual layer
dc.subject.cnpq.fl_str_mv CNPQ::CIENCIAS EXATAS E DA TERRA::CIENCIA DA COMPUTACAO
description The multistage interconnection networks emerged in 1950 to be used on telephony systems. During the last decades, multistage networks have still been used on many parallel applications. This work analyzes Omega interconnection networks as a communication approach to be used on parallel architectures mapped on FPGAs. The proposed approach is based on a virtual layer above the FPGA s programmation as a logical level. Several topics were covered. First, the behavior of networks has been analyzed as a function of its workload. We show that Omega network is non-blocking under a partial workload. Moreover, we propose to use the radix4 switches which have a better routing capacity. In addition, the radix4 network reduces the area and the latency of an FPGA implementation. Besides, the regularity of the network was captured with FPGA synthesis tools. Third, one of the problems of multistage networks is the time to configure or routing the connections. We present two routing algorithms on hardware that can be used at runtime. One of the algorithms is based on embedded memories that has a low implementation cost. However, the algorithm spends between two and ten cycles to route one connection. The second algorithm uses a priority encoder and has a high cost compared to the first. Although, this algorithm only takes two cycles to route any connection. Finally, two case study are presented to show how a Omega networks is an efficient option as communication mechanism in FPGA based reconfigurable architectures. The first has a global interconnection network to interconnect heterogeneous processing units in a coarse-grained reconfigurable architecture (CGRA). The second uses an interconnection network in a bioinformatics algorithm. The algorithm computes the attractors on gene regulatory networks modeled with Boolean graphs and scale free topology. This algorithm explores an exponential space solution for the calculation of period attractors. The results showed a gain of 2-3 orders of magnitude over the solution implemented in software with general purpose processors.
publishDate 2012
dc.date.issued.fl_str_mv 2012-03-16
dc.date.available.fl_str_mv 2013-04-18
2015-03-26T13:10:30Z
dc.date.accessioned.fl_str_mv 2015-03-26T13:10:30Z
dc.type.status.fl_str_mv info:eu-repo/semantics/publishedVersion
dc.type.driver.fl_str_mv info:eu-repo/semantics/masterThesis
format masterThesis
status_str publishedVersion
dc.identifier.citation.fl_str_mv VENDRAMINI, Julio Cesar Goldner. Runtime reconfiguration on Virtual Omega Networks: case study: attractors in models of gene regulatory networks. 2012. 115 f. Dissertação (Mestrado em Metodologias e técnicas da Computação; Sistemas de Computação) - Universidade Federal de Viçosa, Viçosa, 2012.
dc.identifier.uri.fl_str_mv http://locus.ufv.br/handle/123456789/2634
identifier_str_mv VENDRAMINI, Julio Cesar Goldner. Runtime reconfiguration on Virtual Omega Networks: case study: attractors in models of gene regulatory networks. 2012. 115 f. Dissertação (Mestrado em Metodologias e técnicas da Computação; Sistemas de Computação) - Universidade Federal de Viçosa, Viçosa, 2012.
url http://locus.ufv.br/handle/123456789/2634
dc.language.iso.fl_str_mv por
language por
dc.rights.driver.fl_str_mv info:eu-repo/semantics/openAccess
eu_rights_str_mv openAccess
dc.format.none.fl_str_mv application/pdf
dc.publisher.none.fl_str_mv Universidade Federal de Viçosa
dc.publisher.program.fl_str_mv Mestrado em Ciência da Computação
dc.publisher.initials.fl_str_mv UFV
dc.publisher.country.fl_str_mv BR
dc.publisher.department.fl_str_mv Metodologias e técnicas da Computação; Sistemas de Computação
publisher.none.fl_str_mv Universidade Federal de Viçosa
dc.source.none.fl_str_mv reponame:LOCUS Repositório Institucional da UFV
instname:Universidade Federal de Viçosa (UFV)
instacron:UFV
instname_str Universidade Federal de Viçosa (UFV)
instacron_str UFV
institution UFV
reponame_str LOCUS Repositório Institucional da UFV
collection LOCUS Repositório Institucional da UFV
bitstream.url.fl_str_mv https://locus.ufv.br//bitstream/123456789/2634/1/texto%20completo.pdf
https://locus.ufv.br//bitstream/123456789/2634/2/texto%20completo.pdf.txt
https://locus.ufv.br//bitstream/123456789/2634/3/texto%20completo.pdf.jpg
bitstream.checksum.fl_str_mv c57967011ba1dfa3709f3434b2c0fd79
62c448890eb18f57594b29459be77173
fc6aba1e03646c5683e663e108c69a9a
bitstream.checksumAlgorithm.fl_str_mv MD5
MD5
MD5
repository.name.fl_str_mv LOCUS Repositório Institucional da UFV - Universidade Federal de Viçosa (UFV)
repository.mail.fl_str_mv fabiojreis@ufv.br
_version_ 1801212942726725632