Configurable M-factor VLSI DVB-S2 LDPC decoder architecture with optimized memory tiling design

• Autor(a) principal: Falcao, Gabriel
• Data de Publicação: 2012
• Outros Autores: Gomes, Marco, Silva, Vítor, Sousa, Leonel, Cacheira, João
• Tipo de documento: Artigo
• Idioma: eng
• Título da fonte: Repositório Científico de Acesso Aberto de Portugal (Repositórios Cientìficos)
• Texto Completo: http://hdl.handle.net/10316/102728; https://doi.org/10.1186/1687-1499-2012-98
• topic: LDPC decoding; DVB-S2; VLSI; ASIC; memory tiling; semi-parallel architecture; M-factorizable architecture; Low-power consumption; high-throughput

Semi-parallel architectures for decoding Digital Video Broadcasting-Satellite 2 (DVB-S2) Low-Density Parity-Check (LDPC) codes have improved Very Large Scale Integration (VLSI) solutions, but their design is challenging from several perspectives. In order to conveniently exploit parallelism for obtaining VLSI LDPC decoders that occupy small circuit areas and demand low power consumption, we propose in this article a novel ASIC reconfigurable approach that exploits efficiently the memory block reshaping required to use a reduced number of processor nodes. We exploit different memory tiling configurations to reduce the memory area about 20%. The proposed architecture was synthesized for a 90 nm process design with a variable number of processor nodes and a competitive circuit area of 6.2 mm2 was achieved. The operating frequency simultaneously guarantees throughputs superior to 90 Mbps, as required by DVB-S2, and low levels of power consumption