An amplifier and capacitor sharing technique using recycling folded cascode operational amplifier with applications in MDAC of CMOS pipelined ADC
Autor(a) principal: | |
---|---|
Data de Publicação: | 2015 |
Outros Autores: | , |
Tipo de documento: | Artigo de conferência |
Idioma: | eng |
Título da fonte: | Repositório Institucional da UNESP |
Texto Completo: | http://hdl.handle.net/11449/165266 |
Resumo: | An amplifier and capacitor sharing technique with applications in a multiplying digital-to-analog converter (MDAC) of CMOS pipelined ACDC is presented. The amplifier used in this implementation is a recycling amplifier based on the folded cascode operational amplifier with gain improved using positive feedback. The operational amplifier designed in 0.35um CMOS process show a simulated gain of 75 dB, frequency bandwidth of 95 MHz, phase margin of 75 degree and power consumption of 0.75 mW on a 1.8V power supply. The simulation results in MDAC of 1.5 bits show that this configuration can be used in a implementation of a 10 bits 10 MSample/s CMOS pipelined ADC with 2.8 mW power consumption (analog part) on a 1.8V supply. |
id |
UNSP_58ee07ef74674a758525596037ec8634 |
---|---|
oai_identifier_str |
oai:repositorio.unesp.br:11449/165266 |
network_acronym_str |
UNSP |
network_name_str |
Repositório Institucional da UNESP |
repository_id_str |
2946 |
spelling |
An amplifier and capacitor sharing technique using recycling folded cascode operational amplifier with applications in MDAC of CMOS pipelined ADCfolded cascode opampsharing opamppipeline ADC converterAn amplifier and capacitor sharing technique with applications in a multiplying digital-to-analog converter (MDAC) of CMOS pipelined ACDC is presented. The amplifier used in this implementation is a recycling amplifier based on the folded cascode operational amplifier with gain improved using positive feedback. The operational amplifier designed in 0.35um CMOS process show a simulated gain of 75 dB, frequency bandwidth of 95 MHz, phase margin of 75 degree and power consumption of 0.75 mW on a 1.8V power supply. The simulation results in MDAC of 1.5 bits show that this configuration can be used in a implementation of a 10 bits 10 MSample/s CMOS pipelined ADC with 2.8 mW power consumption (analog part) on a 1.8V supply.State Sao Paulo Univ, Dept Eletr Engn UNESP, Ilha Solteira, SP, BrazilInst Fed Mato Grosso do Sul, Tres Lagoas, MS, BrazilState Sao Paulo Univ, Dept Eletr Engn UNESP, Ilha Solteira, SP, BrazilIeeeUniversidade Estadual Paulista (Unesp)Inst Fed Mato Grosso do SulSilva, Denis Rogerio da [UNESP]Oki, Nobuo [UNESP]IEEE2018-11-27T19:23:16Z2018-11-27T19:23:16Z2015-01-01info:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/conferenceObject42015 Conference On Design Of Circuits And Integrated Systems (dcis). New York: Ieee, 4 p., 2015.http://hdl.handle.net/11449/165266WOS:000380543200058Web of Sciencereponame:Repositório Institucional da UNESPinstname:Universidade Estadual Paulista (UNESP)instacron:UNESPeng2015 Conference On Design Of Circuits And Integrated Systems (dcis)info:eu-repo/semantics/openAccess2024-07-04T19:11:45Zoai:repositorio.unesp.br:11449/165266Repositório InstitucionalPUBhttp://repositorio.unesp.br/oai/requestopendoar:29462024-08-05T20:48:32.014436Repositório Institucional da UNESP - Universidade Estadual Paulista (UNESP)false |
dc.title.none.fl_str_mv |
An amplifier and capacitor sharing technique using recycling folded cascode operational amplifier with applications in MDAC of CMOS pipelined ADC |
title |
An amplifier and capacitor sharing technique using recycling folded cascode operational amplifier with applications in MDAC of CMOS pipelined ADC |
spellingShingle |
An amplifier and capacitor sharing technique using recycling folded cascode operational amplifier with applications in MDAC of CMOS pipelined ADC Silva, Denis Rogerio da [UNESP] folded cascode opamp sharing opamp pipeline ADC converter |
title_short |
An amplifier and capacitor sharing technique using recycling folded cascode operational amplifier with applications in MDAC of CMOS pipelined ADC |
title_full |
An amplifier and capacitor sharing technique using recycling folded cascode operational amplifier with applications in MDAC of CMOS pipelined ADC |
title_fullStr |
An amplifier and capacitor sharing technique using recycling folded cascode operational amplifier with applications in MDAC of CMOS pipelined ADC |
title_full_unstemmed |
An amplifier and capacitor sharing technique using recycling folded cascode operational amplifier with applications in MDAC of CMOS pipelined ADC |
title_sort |
An amplifier and capacitor sharing technique using recycling folded cascode operational amplifier with applications in MDAC of CMOS pipelined ADC |
author |
Silva, Denis Rogerio da [UNESP] |
author_facet |
Silva, Denis Rogerio da [UNESP] Oki, Nobuo [UNESP] IEEE |
author_role |
author |
author2 |
Oki, Nobuo [UNESP] IEEE |
author2_role |
author author |
dc.contributor.none.fl_str_mv |
Universidade Estadual Paulista (Unesp) Inst Fed Mato Grosso do Sul |
dc.contributor.author.fl_str_mv |
Silva, Denis Rogerio da [UNESP] Oki, Nobuo [UNESP] IEEE |
dc.subject.por.fl_str_mv |
folded cascode opamp sharing opamp pipeline ADC converter |
topic |
folded cascode opamp sharing opamp pipeline ADC converter |
description |
An amplifier and capacitor sharing technique with applications in a multiplying digital-to-analog converter (MDAC) of CMOS pipelined ACDC is presented. The amplifier used in this implementation is a recycling amplifier based on the folded cascode operational amplifier with gain improved using positive feedback. The operational amplifier designed in 0.35um CMOS process show a simulated gain of 75 dB, frequency bandwidth of 95 MHz, phase margin of 75 degree and power consumption of 0.75 mW on a 1.8V power supply. The simulation results in MDAC of 1.5 bits show that this configuration can be used in a implementation of a 10 bits 10 MSample/s CMOS pipelined ADC with 2.8 mW power consumption (analog part) on a 1.8V supply. |
publishDate |
2015 |
dc.date.none.fl_str_mv |
2015-01-01 2018-11-27T19:23:16Z 2018-11-27T19:23:16Z |
dc.type.status.fl_str_mv |
info:eu-repo/semantics/publishedVersion |
dc.type.driver.fl_str_mv |
info:eu-repo/semantics/conferenceObject |
format |
conferenceObject |
status_str |
publishedVersion |
dc.identifier.uri.fl_str_mv |
2015 Conference On Design Of Circuits And Integrated Systems (dcis). New York: Ieee, 4 p., 2015. http://hdl.handle.net/11449/165266 WOS:000380543200058 |
identifier_str_mv |
2015 Conference On Design Of Circuits And Integrated Systems (dcis). New York: Ieee, 4 p., 2015. WOS:000380543200058 |
url |
http://hdl.handle.net/11449/165266 |
dc.language.iso.fl_str_mv |
eng |
language |
eng |
dc.relation.none.fl_str_mv |
2015 Conference On Design Of Circuits And Integrated Systems (dcis) |
dc.rights.driver.fl_str_mv |
info:eu-repo/semantics/openAccess |
eu_rights_str_mv |
openAccess |
dc.format.none.fl_str_mv |
4 |
dc.publisher.none.fl_str_mv |
Ieee |
publisher.none.fl_str_mv |
Ieee |
dc.source.none.fl_str_mv |
Web of Science reponame:Repositório Institucional da UNESP instname:Universidade Estadual Paulista (UNESP) instacron:UNESP |
instname_str |
Universidade Estadual Paulista (UNESP) |
instacron_str |
UNESP |
institution |
UNESP |
reponame_str |
Repositório Institucional da UNESP |
collection |
Repositório Institucional da UNESP |
repository.name.fl_str_mv |
Repositório Institucional da UNESP - Universidade Estadual Paulista (UNESP) |
repository.mail.fl_str_mv |
|
_version_ |
1808129251108454400 |