Influence of geometrical parameters on the DC analog behavior of the asymmetric self-cascode FD SOI nMOSFETs

• Autor(a) principal: Assalti R.
• Data de Publicação: 2018
• Outros Autores: Flandre D., de Souza M.
• Tipo de documento: Artigo
• Título da fonte: Biblioteca Digital de Teses e Dissertações da FEI
• Texto Completo: https://repositorio.fei.edu.br/handle/FEI/1182
• topic: Analog performance; Asymmetric self-cascode; Composite transistor; FD SOI nMOSFET

© 2018, Brazilian Microelectronics Society. All rights reserved.This paper assesses the DC analog performance of a composite transistor named Asymmetric Self-Cascode structure, which is formed by two Fully Depleted SOI nMOSFETs connected in series with shortened gates. The in-fluence of geometrical parameters, such as different channel widths and lengths on the transistors at source and drain sides is evaluated through three-dimensional numerical simulations, which have been firstly adjusted to the experimental measure-ments. The transconductance, output conductance, Early volt-age and intrinsic voltage gain have been used as figures of merit to explore the advantages of the composite transistor. From the obtained results, the largest intrinsic voltage gain has been ob-tained by using longer channel lengths for both transistors, with narrower device close to the source and wider transistor near to the drain.