Probabilistic approach for yield analysis of dynamic logic circuits

• Autor(a) principal: Brusamarello, Lucas
• Data de Publicação: 2008
• Outros Autores: Silva, Roberto da, Wirth, Gilson Inacio, Reis, Ricardo Augusto da Luz
• Tipo de documento: Artigo
• Idioma: eng
• Título da fonte: Repositório Institucional da UFRGS
• Texto Completo: http://hdl.handle.net/10183/27616
• topic: Microeletrônica; Design for yield; Monte Carlo methods; Probabilistic analysis; Process variability; VLSI; Yield estimation

In deep-submicrometer technologies, process variability challenges the design of high yield integrated circuits. While device critical dimensions and threshold voltage shrink, leakage currents drastically increase, threatening the feasibility of reliable dynamic logic gates. Electrical level statistical characterization of this kind of gates is essential for yield analysis of the entire die. This work proposes a yield model for dynamic logic gates based on error propagation using numerical methods. We study delay and contention time in the presence of process variability. The methodology is employed for yield analysis of two typical wide-NOR circuits: one with a static keeper and another without the keeper. Since we use a general numerical approach for the calculation of derivatives and error propagation, the proposed yield analysis methodology may be applied to a wide range of dynamic gates (for instance pre-charge dynamic gates using dynamic keeper). The proposed methodology results in errors less than 2% when compared to Monte Carlo simulation, while increasing computational efficiency up to 100 .