Operational Transconductance Amplifier Designed with SiGe-source Nanowire Tunnel-FET using Experimental Lookup Table Model

Detalhes bibliográficos
Autor(a) principal: Nogueira, Alexandro De M.
Data de Publicação: 2020
Outros Autores: Agopian, Paula G. D. [UNESP], Simoen, Eddy, Rooyackers, Rita, Claeys, Cor, Collaert, Nadine, Martino, Joao A.
Tipo de documento: Artigo de conferência
Idioma: eng
Título da fonte: Repositório Institucional da UNESP
Texto Completo: http://dx.doi.org/10.1109/EUROSOI-ULIS49407.2020.9365287
http://hdl.handle.net/11449/206093
Resumo: An Operational Transconductance Amplifier (OTA) circuit designed with SiGe-source nanowire Tunnel-FETs is presented for the first time. The results are compared with Si nanowire TFET and with Si nanowire MOSFET designs. The transistors were modeled using experimental data in order to obtain a lookup table and the Verilog-A language for the circuit simulation. It was observed that there is a trade-off between the open loop gain (AV0) and the gain-bandwidth product (GBW) of these circuits. The Si-nanowire MOSFET OTA presents the lowest AV0 but the best GBW, while the Si nanowire TFET OTA presents the highest gain but the lowest GBW. The SiGe-source nanowire TFET OTA studied in this paper achieves a better compromise, which is, a better open loop gain (88 dB) than the Si-nanowire MOSFET circuit and a better gain-bandwidth product (718 kHz) than the Si nanowire TFET OTA.
id UNSP_bef12d454ecfe555021f2cda68152c9e
oai_identifier_str oai:repositorio.unesp.br:11449/206093
network_acronym_str UNSP
network_name_str Repositório Institucional da UNESP
repository_id_str 2946
spelling Operational Transconductance Amplifier Designed with SiGe-source Nanowire Tunnel-FET using Experimental Lookup Table Modelanalog circuitslookup tablenanowireOTASiGeTunnel-FETAn Operational Transconductance Amplifier (OTA) circuit designed with SiGe-source nanowire Tunnel-FETs is presented for the first time. The results are compared with Si nanowire TFET and with Si nanowire MOSFET designs. The transistors were modeled using experimental data in order to obtain a lookup table and the Verilog-A language for the circuit simulation. It was observed that there is a trade-off between the open loop gain (AV0) and the gain-bandwidth product (GBW) of these circuits. The Si-nanowire MOSFET OTA presents the lowest AV0 but the best GBW, while the Si nanowire TFET OTA presents the highest gain but the lowest GBW. The SiGe-source nanowire TFET OTA studied in this paper achieves a better compromise, which is, a better open loop gain (88 dB) than the Si-nanowire MOSFET circuit and a better gain-bandwidth product (718 kHz) than the Si nanowire TFET OTA.LSI/PSI/USP University of Sao PauloUNESP Sao Paulo State UniversityImecClaRooKU Leuven E.E. DeptUNESP Sao Paulo State UniversityUniversidade de São Paulo (USP)Universidade Estadual Paulista (Unesp)ImecClaRooE.E. DeptNogueira, Alexandro De M.Agopian, Paula G. D. [UNESP]Simoen, EddyRooyackers, RitaClaeys, CorCollaert, NadineMartino, Joao A.2021-06-25T10:26:25Z2021-06-25T10:26:25Z2020-09-01info:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/conferenceObjecthttp://dx.doi.org/10.1109/EUROSOI-ULIS49407.2020.93652872020 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, EUROSOI-ULIS 2020.http://hdl.handle.net/11449/20609310.1109/EUROSOI-ULIS49407.2020.93652872-s2.0-85102973828Scopusreponame:Repositório Institucional da UNESPinstname:Universidade Estadual Paulista (UNESP)instacron:UNESPeng2020 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, EUROSOI-ULIS 2020info:eu-repo/semantics/openAccess2021-10-22T20:56:20Zoai:repositorio.unesp.br:11449/206093Repositório InstitucionalPUBhttp://repositorio.unesp.br/oai/requestopendoar:29462021-10-22T20:56:20Repositório Institucional da UNESP - Universidade Estadual Paulista (UNESP)false
dc.title.none.fl_str_mv Operational Transconductance Amplifier Designed with SiGe-source Nanowire Tunnel-FET using Experimental Lookup Table Model
title Operational Transconductance Amplifier Designed with SiGe-source Nanowire Tunnel-FET using Experimental Lookup Table Model
spellingShingle Operational Transconductance Amplifier Designed with SiGe-source Nanowire Tunnel-FET using Experimental Lookup Table Model
Nogueira, Alexandro De M.
analog circuits
lookup table
nanowire
OTA
SiGe
Tunnel-FET
title_short Operational Transconductance Amplifier Designed with SiGe-source Nanowire Tunnel-FET using Experimental Lookup Table Model
title_full Operational Transconductance Amplifier Designed with SiGe-source Nanowire Tunnel-FET using Experimental Lookup Table Model
title_fullStr Operational Transconductance Amplifier Designed with SiGe-source Nanowire Tunnel-FET using Experimental Lookup Table Model
title_full_unstemmed Operational Transconductance Amplifier Designed with SiGe-source Nanowire Tunnel-FET using Experimental Lookup Table Model
title_sort Operational Transconductance Amplifier Designed with SiGe-source Nanowire Tunnel-FET using Experimental Lookup Table Model
author Nogueira, Alexandro De M.
author_facet Nogueira, Alexandro De M.
Agopian, Paula G. D. [UNESP]
Simoen, Eddy
Rooyackers, Rita
Claeys, Cor
Collaert, Nadine
Martino, Joao A.
author_role author
author2 Agopian, Paula G. D. [UNESP]
Simoen, Eddy
Rooyackers, Rita
Claeys, Cor
Collaert, Nadine
Martino, Joao A.
author2_role author
author
author
author
author
author
dc.contributor.none.fl_str_mv Universidade de São Paulo (USP)
Universidade Estadual Paulista (Unesp)
Imec
ClaRoo
E.E. Dept
dc.contributor.author.fl_str_mv Nogueira, Alexandro De M.
Agopian, Paula G. D. [UNESP]
Simoen, Eddy
Rooyackers, Rita
Claeys, Cor
Collaert, Nadine
Martino, Joao A.
dc.subject.por.fl_str_mv analog circuits
lookup table
nanowire
OTA
SiGe
Tunnel-FET
topic analog circuits
lookup table
nanowire
OTA
SiGe
Tunnel-FET
description An Operational Transconductance Amplifier (OTA) circuit designed with SiGe-source nanowire Tunnel-FETs is presented for the first time. The results are compared with Si nanowire TFET and with Si nanowire MOSFET designs. The transistors were modeled using experimental data in order to obtain a lookup table and the Verilog-A language for the circuit simulation. It was observed that there is a trade-off between the open loop gain (AV0) and the gain-bandwidth product (GBW) of these circuits. The Si-nanowire MOSFET OTA presents the lowest AV0 but the best GBW, while the Si nanowire TFET OTA presents the highest gain but the lowest GBW. The SiGe-source nanowire TFET OTA studied in this paper achieves a better compromise, which is, a better open loop gain (88 dB) than the Si-nanowire MOSFET circuit and a better gain-bandwidth product (718 kHz) than the Si nanowire TFET OTA.
publishDate 2020
dc.date.none.fl_str_mv 2020-09-01
2021-06-25T10:26:25Z
2021-06-25T10:26:25Z
dc.type.status.fl_str_mv info:eu-repo/semantics/publishedVersion
dc.type.driver.fl_str_mv info:eu-repo/semantics/conferenceObject
format conferenceObject
status_str publishedVersion
dc.identifier.uri.fl_str_mv http://dx.doi.org/10.1109/EUROSOI-ULIS49407.2020.9365287
2020 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, EUROSOI-ULIS 2020.
http://hdl.handle.net/11449/206093
10.1109/EUROSOI-ULIS49407.2020.9365287
2-s2.0-85102973828
url http://dx.doi.org/10.1109/EUROSOI-ULIS49407.2020.9365287
http://hdl.handle.net/11449/206093
identifier_str_mv 2020 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, EUROSOI-ULIS 2020.
10.1109/EUROSOI-ULIS49407.2020.9365287
2-s2.0-85102973828
dc.language.iso.fl_str_mv eng
language eng
dc.relation.none.fl_str_mv 2020 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon, EUROSOI-ULIS 2020
dc.rights.driver.fl_str_mv info:eu-repo/semantics/openAccess
eu_rights_str_mv openAccess
dc.source.none.fl_str_mv Scopus
reponame:Repositório Institucional da UNESP
instname:Universidade Estadual Paulista (UNESP)
instacron:UNESP
instname_str Universidade Estadual Paulista (UNESP)
instacron_str UNESP
institution UNESP
reponame_str Repositório Institucional da UNESP
collection Repositório Institucional da UNESP
repository.name.fl_str_mv Repositório Institucional da UNESP - Universidade Estadual Paulista (UNESP)
repository.mail.fl_str_mv
_version_ 1803046294082551808