FPGA discrete wavelet transform encoder/decoder implementation
Autor(a) principal: | |
---|---|
Data de Publicação: | 2006 |
Outros Autores: | |
Tipo de documento: | Artigo de conferência |
Idioma: | eng |
Título da fonte: | Repositório Institucional da UNESP |
Texto Completo: | http://dx.doi.org/10.1007/11893295_123 http://hdl.handle.net/11449/219407 |
Resumo: | In a multi-input an multi-output feedforward wavelet neural network, orthogonal wavelet basis functions are used as activate function instead of sigmoid function of feedforward network. This paper adresses the solution on processing biological data such as cardiac beats, audio and ultrasonic range, calculating wavelet coefficients in real time, with processor clock running at frequency of present ASIC's and FPGA. The Paralell Filter Architecture for DWT has been improved, calculating wavelet coefficients in real time with hardware reduced up to 60%. The new architecture, which also processes IDWT, is implemented with the Radix-2 or the Booth-Wallace Constant multipliers. One integrated circuit Encoder/Decoder, ultrasonic range, is presented. © Springer-Verlag Berlin Heidelberg 2006. |
id |
UNSP_f951245156eb7265c54ed87b43a850d4 |
---|---|
oai_identifier_str |
oai:repositorio.unesp.br:11449/219407 |
network_acronym_str |
UNSP |
network_name_str |
Repositório Institucional da UNESP |
repository_id_str |
2946 |
spelling |
FPGA discrete wavelet transform encoder/decoder implementationIn a multi-input an multi-output feedforward wavelet neural network, orthogonal wavelet basis functions are used as activate function instead of sigmoid function of feedforward network. This paper adresses the solution on processing biological data such as cardiac beats, audio and ultrasonic range, calculating wavelet coefficients in real time, with processor clock running at frequency of present ASIC's and FPGA. The Paralell Filter Architecture for DWT has been improved, calculating wavelet coefficients in real time with hardware reduced up to 60%. The new architecture, which also processes IDWT, is implemented with the Radix-2 or the Booth-Wallace Constant multipliers. One integrated circuit Encoder/Decoder, ultrasonic range, is presented. © Springer-Verlag Berlin Heidelberg 2006.Fundacão Universidade Federal de Mato Grosso do Sul, Cidade Universitária, 79070-900 Campo Grande MSUniversidade do Estado de São Paulo Faculdade de Engenharia de Ilha Solteira, 15385-000 Ilha Solteira SPUniversidade Federal de Mato Grosso do Sul (UFMS)Faculdade de Engenharia de Ilha SolteiraCox, Pedro HenriqueDe Carvalho, Aparecido Augusto2022-04-28T18:55:30Z2022-04-28T18:55:30Z2006-01-01info:eu-repo/semantics/publishedVersioninfo:eu-repo/semantics/conferenceObject1113-1121http://dx.doi.org/10.1007/11893295_123Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), v. 4234 LNCS - III, p. 1113-1121.1611-33490302-9743http://hdl.handle.net/11449/21940710.1007/11893295_1232-s2.0-33750724085Scopusreponame:Repositório Institucional da UNESPinstname:Universidade Estadual Paulista (UNESP)instacron:UNESPengLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)info:eu-repo/semantics/openAccess2022-04-28T18:55:30Zoai:repositorio.unesp.br:11449/219407Repositório InstitucionalPUBhttp://repositorio.unesp.br/oai/requestopendoar:29462024-08-05T14:01:17.265689Repositório Institucional da UNESP - Universidade Estadual Paulista (UNESP)false |
dc.title.none.fl_str_mv |
FPGA discrete wavelet transform encoder/decoder implementation |
title |
FPGA discrete wavelet transform encoder/decoder implementation |
spellingShingle |
FPGA discrete wavelet transform encoder/decoder implementation Cox, Pedro Henrique |
title_short |
FPGA discrete wavelet transform encoder/decoder implementation |
title_full |
FPGA discrete wavelet transform encoder/decoder implementation |
title_fullStr |
FPGA discrete wavelet transform encoder/decoder implementation |
title_full_unstemmed |
FPGA discrete wavelet transform encoder/decoder implementation |
title_sort |
FPGA discrete wavelet transform encoder/decoder implementation |
author |
Cox, Pedro Henrique |
author_facet |
Cox, Pedro Henrique De Carvalho, Aparecido Augusto |
author_role |
author |
author2 |
De Carvalho, Aparecido Augusto |
author2_role |
author |
dc.contributor.none.fl_str_mv |
Universidade Federal de Mato Grosso do Sul (UFMS) Faculdade de Engenharia de Ilha Solteira |
dc.contributor.author.fl_str_mv |
Cox, Pedro Henrique De Carvalho, Aparecido Augusto |
description |
In a multi-input an multi-output feedforward wavelet neural network, orthogonal wavelet basis functions are used as activate function instead of sigmoid function of feedforward network. This paper adresses the solution on processing biological data such as cardiac beats, audio and ultrasonic range, calculating wavelet coefficients in real time, with processor clock running at frequency of present ASIC's and FPGA. The Paralell Filter Architecture for DWT has been improved, calculating wavelet coefficients in real time with hardware reduced up to 60%. The new architecture, which also processes IDWT, is implemented with the Radix-2 or the Booth-Wallace Constant multipliers. One integrated circuit Encoder/Decoder, ultrasonic range, is presented. © Springer-Verlag Berlin Heidelberg 2006. |
publishDate |
2006 |
dc.date.none.fl_str_mv |
2006-01-01 2022-04-28T18:55:30Z 2022-04-28T18:55:30Z |
dc.type.status.fl_str_mv |
info:eu-repo/semantics/publishedVersion |
dc.type.driver.fl_str_mv |
info:eu-repo/semantics/conferenceObject |
format |
conferenceObject |
status_str |
publishedVersion |
dc.identifier.uri.fl_str_mv |
http://dx.doi.org/10.1007/11893295_123 Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), v. 4234 LNCS - III, p. 1113-1121. 1611-3349 0302-9743 http://hdl.handle.net/11449/219407 10.1007/11893295_123 2-s2.0-33750724085 |
url |
http://dx.doi.org/10.1007/11893295_123 http://hdl.handle.net/11449/219407 |
identifier_str_mv |
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), v. 4234 LNCS - III, p. 1113-1121. 1611-3349 0302-9743 10.1007/11893295_123 2-s2.0-33750724085 |
dc.language.iso.fl_str_mv |
eng |
language |
eng |
dc.relation.none.fl_str_mv |
Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) |
dc.rights.driver.fl_str_mv |
info:eu-repo/semantics/openAccess |
eu_rights_str_mv |
openAccess |
dc.format.none.fl_str_mv |
1113-1121 |
dc.source.none.fl_str_mv |
Scopus reponame:Repositório Institucional da UNESP instname:Universidade Estadual Paulista (UNESP) instacron:UNESP |
instname_str |
Universidade Estadual Paulista (UNESP) |
instacron_str |
UNESP |
institution |
UNESP |
reponame_str |
Repositório Institucional da UNESP |
collection |
Repositório Institucional da UNESP |
repository.name.fl_str_mv |
Repositório Institucional da UNESP - Universidade Estadual Paulista (UNESP) |
repository.mail.fl_str_mv |
|
_version_ |
1808128304085991424 |